









Power Supplies			
PROJECT:	zulu_a7	REV:	9/2/2026 1:29:21 PM
AUTHOR			Sheet: 2

X2: 40 pins on a 2.54 grid, rows 22.86 mm (0.900 in) apart, numbered 1-40 straight through from the right and skipping both landings. The two rows are mirror images.



TOP ROW, X 59.69 down to 1.27: GND (pin 1), CHAN-CLK (2), CHAN0-CHAN6 (3-9), CHAN7-CHAN12 (13-19), CHAN13-CHAN16 (21-23), CHAN17-CHAN18 (24-26), CHAN19-CHAN21 (27-29), then CHAN20-CHAN28 (30-38), ANALOG-IO0, ANALOG-IO1 (39, 40).

FOUR positions in each row -- X 36.83, 34.29, 31.75, 29.21, between pins 18 and 19 above and below the top row. RESERVED (no pins), SPARE (no pins).


micro-USB X1 54 pins on top row (7.86 mm copper), top-side LIP0 header X4 (JST B2B-PH SMD L, 7.95 mm body) lands on the bottom row directly opposite it.



Diligent 12-pin Pmod (J1) Pins 1-4 and 7-10 are signals through 200R series resistors; pins 5/11 are GND and 6/12 are VCC3V3 -- so a 2x6 header carries EIGHT signals, not twelve, which is why the names skip JA5/JA6. No decoupling here: the Pmod spec puts bypassing on the module, and VCC3V3 already carries -170uV. The Cmod A7 has none at its Pmod either. JA1-JA4 (the top row, the half a Pmod uses for SPI) are all in bank 16: A14 A15 B15 A16. JA7 is C15, also bank 16. JA8/JA9/JA10 are W19/M2/N7 -- banks 14/35/34 -- because nothing else was free. All five banks are VCC0-3.3V, so this costs timing coherence, not levels.





MASTER SPI BOOT (x4). R2/R1:R0 - 0:0:1 -- R2B pulls WB to VCC3V3, R21/R22 pull M1/M2 to GND -- so at power-up the FPGA drives CLK itself and clocks its bitstream out of U4 with no USB and no host present. That mode can only use the dedicated configuration pins: CLK C11, FCS_B K19, D00_M0S1 D18, D02_D1N D19, D02_G18, D03 F18. No other ball will do, which is why SDRAM A6 had to move off X19 (it is now on D17, still bank 14). After DONE the six pins revert to ordinary user I/O. R2A/R2B keep WP#/HOLD# high through the x1 command phase and through the float window before the FPGA drives D02/D03 (PUDC_B is tied high, so the FPGA has no internal pull-ups). R2D keeps FCS_B deselected. Vivado: set_property CONFIG_MODE SPIx4 [current_design] set_property BITSTREAM.CONFIG SPI_BUSWIDTH 4 [current_design] The microSD is deliberately NOT on this bus any more: an inserted card sits in native SD mode watching bitstream traffic go past on what it believes is CMD, and one 48-bit window with a valid CRC7 is enough to make it answer and drive the line the FPGA is reading. X3 now has its own CLK/CMD/DAT0 on R2/T1/T2, the bank-34 balls the flash just vacated, with R9 damping DAT0 where the socket stub is.




microSD runs the NATIVE 4-BIT SD BUS, not SPI. CLK, CMD and DAT0-DAT3 -- six signals, all in bank 34 byte group T0 (R2 T1 T2 U1 V2 W2), so they can be constrained as one bus. DAT1/DAT2 came from prototyping-header CHAN1/CHAN0: DAT3 is the old SPI chip-select, which needs no new pin. R34/R35 are the 4.7k pull-ups the SD spec requires on CMD and DAT0-DAT3. R9 (100R on DAT0 only) was removed: one damped line out of four is a skew, not termination. 2026-09-06: X3 is now the Hirose DM3D-SF push-pull socket (HRS 600-0825-8). DM3 catalog p9. Same 8-contact pinout; shell pads G1-G4 to GND; card-detect switch A/B (closed with card) left open. Needs its own footprint on the PCB.

U3 = AS4C32M16SB-7TCN: 512Mbit (32M x 16) = 64MB. Pin-for-pin and dimensionally identical to the 256MB AS4C32M16SA-07T8 it replaces -- all 84 pins and every TSOP-II dimension checked against both datasheets, and pin 49 is NC on both. ONE DIFFERENCE, AND IT IS NOT A PIN: the column address is A0-A9 (1024 columns), not A0-A8 (512). The memory controller must be set to 3D column bits, or it reaches only half the array. Row A0-A12, banks BA0/BA1 and refresh (8192 cycles / 64ms) are unchanged. -7TCN since 2026-08-08 (-07TN err); 343 M2 max at C13, tRCO/tRP 21, tRC 63 ns, TA 0-70 C, IDD1 max 110 mA.













U3 DECOUPLING -- each cap bridges one supply pin to the ground pin OPPOSITE it. In the 84-pin TSOP-II, pin n faces pin 55-n, and every supply pin faces a ground of its own domain: VDD 1/24/27 to VSS 54/41/28, VDDQ 30/43/49 to VSSQ 52/46/12/6. Alliance isolates VDDQ from VDD for DQ noise immunity -- LAYOUT MUST KEEP THE PAIRS: each cap on the underside spanning its two pins, own vias, VDDQ returning to VSSQ and VDD to VSS. C18 is bulk and pairs with nothing. Do NOT split the ground plane.

Memory			
PROJECT:	zu1u_a7	REV:	9/2/2026 1:29:21 PM
AUTHOR			Sheet: 4



PROTOTYPING HEADER



FPGA Connections			
PROJECT:	zulu_a7	REV:	9/2/2026 1:29:21 PM
AUTHOR			Sheet: 6

